




# SPECIFICATION FOR TFT MODULE

**MODULE NO. :IPS029A110A**

**CUSTOMER NO. :**

**Rev No. : 0**

GTK	PREPARED BY	CHECKED BY	APPROVED BY
SIGNATURE			
DATE	2020.08.31	2020.08.31	2020.08.31

CUSTOMER APPROVAL	SIGNATURE	DATE

Notes :

- 1、 Please contact GTK before assigning your product based on this module specification.
  - 2、 To improve the quality of product, and this product specification is subject to change without any notice.
-

**REVISION RECORD**

<b>Rev No.</b>	<b>Rev date</b>	<b>Contents</b>	<b>Remarks</b>
O	2020-08-31	First release	Preliminary

---

## CONTENTS

1. GENERAL INFORMATION.....	3
2. ABSOLUTE MAXIMUM RATINGS.....	3
3. ELECTRICAL CHARACTERISTICS.....	4
4. BACKLIGHT CHARACTERISTICS.....	4
5. EXTERNAL DIMENSIONS.....	5
6. ELECTRO-OPTICAL CHARACTERISTICS.....	6
7. INTERFACE DESCRIPTION.....	8
8.AC CHARACTERISTICS.....	9
9. POWER SEQUENCE.....	15
10. RELIABILITY TEST CONDITIONS.....	16
11.INSPECTION CRITERION.....	17
12. HANDLING PRECAUTIONS.....	17
13. PRECAUTION FOR USE.....	18
14. PACKING SPECIFICATION.....	18
15. INITIALIZATION CODE.....	18
16. HSF COMPLIANCE.....	21

# 1. GENERAL INFORMATION


No.	Item	Contents	Unit
1	LCD size	2.86 inch (Diagonal)	/
2	Display mode	IPS/Normally Black/Transmissive	/
3	Viewing direction(eye)	FREE	/
4	Gray scale inversion direction	-	/
5	Resolution(H*V)	376 *960 Pixels	/
6	Module size (L*W*H)	31.20*76.60*2.14	mm
7	Active area (L*W)	26.51*67.68	mm
8	Pixel pitch (L*W)	0.0705*0.0705	mm
9	Interface type	RGB+SPI / MIPI interface	/
10	Color Depth	16.7M	/
11	Module power consumption	0.37	W
12	Back light type	LED	/
13	Driver IC	ST7701S OR COMPATIBLE	/
14	Weight	11.5	G




# 2. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit	Note
Power supply input voltage for TFT	VDD	-0.3	4.0	V	
Backlight current (normal temp.)	ILED	-	75	mA	
Operation temperature	Top	-20	+70	°C	Note1
Storage temperature	Tst	-30	+80	°C	Note1
Humidity	RH	20%	90%	RH	Note1

Note1 :

- 1).The relative humidity and temperature range are as below sketch,90%RH Max.
- 2).The maximum wet bulb temperature  $\leq 40^{\circ}\text{C}$  and without



Operating Range  Storage Range  + 

dewing.

### 3. ELECTRICAL CHARACTERISTICS

#### DC CHARACTERISTICS(at Ta=25°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Power supply input voltage	VDD	2.5	2.8	3.6	V	
I/O logic voltage	VDDIO	1.65	1.8	3.3	V	
Input voltage 'H' level	VIH	0.7VDDIO	-	VDDIO	V	
Input voltage 'L' level	VIL	VSS	-	0.3VDDIO	V	
Power supply current	IVDD	-	40	-	mA	

### 4. BACKLIGHT CHARACTERISTICS


(at Ta=25°C,RH=60%)

Item	Symbol	Min.	Typ.	Max.	Unit	Note
LED forward voltage	VF	11.2	12.4	13.6	V	IF=20mA
LED forward current	IF	-	20	-	mA	
LED power consumption	PLED	-	0.248	-	W	Note1
Number of LED	-		4		PCS	
Connection mode	-	4 in series			/	
LED life-time	-	20000	-	-	Hrs	Note2

Note1 : Calculator value for reference :  $IF \cdot VF = PLED$

Note2 : The LED life-time define as the estimated time to 50% degradation of initial brightness at Ta=25°C and IF =20mA. The LED lifetime could be decreased if operating IF is larger than 20mA.

# 5. EXTERNAL DIMENSIONS



## 6. ELECTRO-OPTICAL CHARACTERISTICS

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark	Note
Response time	Tr+ Tf	-	-	30	35	ms	FIG.1	Note 1
Contrast ratio	Cr		800	1000	-	-	FIG.2	Note 2
Surface luminance	Lv	$\theta=0^\circ$	250	300	-	cd/m <sup>2</sup>	FIG.2	Note 3
Luminance uniformity	Yu	$\theta=0^\circ$	75	80	-	%	FIG.2	Note 4
NTSC	-	$\theta=0^\circ$	-	50	-	%	FIG.2	Note 5
Viewing angle	$\theta$	$\varnothing=90^\circ$	-	80	-	deg	FIG.3	Note 6
		$\varnothing=270^\circ$	-	80	-	deg	FIG.3	
		$\varnothing=0^\circ$	-	80	-	deg	FIG.3	
		$\varnothing=180^\circ$	-	80	-	deg	FIG.3	
CIE (x,y) chromaticity	Red x	$\theta=0^\circ$ $\varnothing=0^\circ$ Ta=25°C	Typ -0.04	0.60	Typ +0.04	-	FIG.2 CIE1931	Note 5
	Red y			0.35		-		
	Green x			0.34		-		
	Green y			0.61		-		
	Blue x			0.15		-		
	Blue y			0.07		-		
	White x			0.31		-		
	White y			0.33		-		

### Note1. Definition of response time

The response time is defined as the LCD optical switching time interval between “White” state and “Black”state. Rise time (T<sub>ON</sub>) is the time between photo detector output intensity changed from 90% to 10%. And fall time (T<sub>OFF</sub>) is the time between photo detector output intensity changed from 10% to 90%. For additional information see FIG1.

### Note2. Definition of contrast ratio

Contrast ratio(Cr) is defined mathematically by the following formula. For more information see FIG.2.

Contrast ratio=  $\frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$

Measured at the center area of the LCD

### Note3. Definition of surface luminance

Surface luminance is the luminance with all pixels displaying white.

For more information see FIG.2.

Lv = Average Surface Luminance with all white pixels(P1,P2,P3, .....,Pn)

### Note4. Definition of luminance uniformity

The luminance uniformity in surface luminance is determined by measuring luminance at each test position 1 through n, and then dividing the maximum luminance of n points luminance by minimum luminance of n points luminance. For more information see FIG.2.

$Y_u = \frac{\text{Minimum surface luminance with all white pixels (P1,P2,P3,.....,Pn)}}{\text{Maximum surface luminance with all white pixels (P1,P2,P3,.....,Pn)}}$

### Note5. Definition of color chromaticity (CIE1931)

CIE (x,y) chromaticity, The x,y value is determined by screen active area center position P5. For more information see FIG.2.

### Note6. Definition of viewing angle

Viewing angle is the angle at which the contrast ratio is greater than 10. angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface.

For more information see FIG.3.

For viewing angle and response time testing, the testing data is base on Autronic-Melchers's ConoScope or DMS series Instruments or compatible. For contrast ratio, Surface Luminance, Luminance uniformity and CIE, the testing data is base on TOPCON's BM-5or BM-7 photo detector or compatible.

FIG.1. The definition of response Time




FIG.2. Measuring method for contrast ratio, surface luminance, luminance uniformity, CIE (x,y) chromaticity

H,V : Active area

Light spot size  $\varnothing=1.5\text{mm}$ (BM-5) or  $\varnothing=7.7\text{mm}$  (BM-7)50cm distance or compatible distance from the LCM surface to detector lens.

Test spot position : see Figure a.

measurement instrument : TOPCON's luminance meter BM-5 or BM-7 or compatible ,see Figure b.






FIG.3. The definition of viewing angle





## 7. INTERFACE DESCRIPTION

### Module Interface description

Interface No.	Name	I/O or connect to	Description																																																		
1	LEDA	P	Power for LED backlight(Anode)																																																		
2	LEDK	P	Power for LED backlight(Cathode)																																																		
3-6	IM3-IM0	I	<table border="1"> <thead> <tr> <th>IM3</th> <th>IM2</th> <th>IM1</th> <th>IM0</th> <th>MPU Interface Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>RGB+8b SPI(fall)</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>RGB+9b SPI(fall)</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>RGB+16b SPI(rise)</td> </tr> <tr> <td>0/1</td> <td>1</td> <td>0</td> <td>1</td> <td>MIPI</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>MIPI+16b SPI(rise)</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>RGB+8b SPI(rise)</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>RGB+9b SPI(rise)</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>RGB+16b SPI(fall)</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>MIPI+16b SPI(fall)</td> </tr> </tbody> </table>	IM3	IM2	IM1	IM0	MPU Interface Mode	0	0	0	1	RGB+8b SPI(fall)	0	0	1	0	RGB+9b SPI(fall)	0	0	1	1	RGB+16b SPI(rise)	0/1	1	0	1	MIPI	0	1	1	0	MIPI+16b SPI(rise)	1	0	0	1	RGB+8b SPI(rise)	1	0	1	0	RGB+9b SPI(rise)	1	0	1	1	RGB+16b SPI(fall)	1	1	1	0	MIPI+16b SPI(fall)
			IM3	IM2	IM1	IM0	MPU Interface Mode																																														
			0	0	0	1	RGB+8b SPI(fall)																																														
			0	0	1	0	RGB+9b SPI(fall)																																														
			0	0	1	1	RGB+16b SPI(rise)																																														
			0/1	1	0	1	MIPI																																														
			0	1	1	0	MIPI+16b SPI(rise)																																														
			1	0	0	1	RGB+8b SPI(rise)																																														
			1	0	1	0	RGB+9b SPI(rise)																																														
			1	0	1	1	RGB+16b SPI(fall)																																														
1	1	1	0	MIPI+16b SPI(fall)																																																	
7	VCI	P	Power Supply for Analog																																																		
8	IOVCC	P	Power Supply for I/O System.																																																		
9	SDA	I/O	Serial in/out signal.																																																		
10	DCX	I	Data/ Command selection pin. Low :Command High: Parameter																																																		
11	SCL	I	SCL:As serial clock when operate in the serial interface																																																		
12	CS	I	Chip select input signal. Low:The chip is selected and accessible High:The chip is not selected and not accessible																																																		
13	RESET	I	The external reset input Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power.																																																		
14-21	R7-R0	I	A 24-bit parallel data bus for RGB Interface. 24-bit/pixel: D[23:16]=R,D[15:8]=G,D[7:0]=B 18-bit/pixel: MDT=0:D[21:16]=R,D[13:8]=G,D[5:0]=B MDT=1:D[17:12]=R,D[11:6]=G,D[5:0]=B 16-bit/pixel: D[20:16]=R,D[13:8]=G,[4:0]=B																																																		
22-29	G7-G0	I																																																			
30-37	B7-B0	I																																																			
38	DE	I	Data enable signal for RGB interface operation.																																																		
39	DCLK	I	Dot clock signal for RGB interface operation.																																																		
40	HS	I	Line synchronizing signal for RGB interface operation.																																																		
41	VS	I	Frame synchronizing signal for RGB interface operation.																																																		
42	GND	P	Ground																																																		
43	D1P	I	Low voltage differential clock signal																																																		
44	D1N	I	Low voltage differential clock signal																																																		
45	GND	P	Ground																																																		
46	CLKP	I	Low voltage differential data signal																																																		
47	CLKN	I	Low voltage differential data signal																																																		
48	GND	P	Ground																																																		
49	D0P	I	Low voltage differential data signal																																																		
50	D0N	I	Low voltage differential data signal																																																		

# 8.AC CHARACTERISTICS




Figure 1 3-line serial Interface Timing Characteristics




Figure 2 4-line serial Interface Timing Characteristics  
 VDDI=1.8, VDD=2.8, AGND=DGND=0V, T<sub>s</sub>=25°C

Signal	Symbol	Parameter	Min	Max	Unit	Description
CSX	T <sub>css</sub>	Chip select setup time (write)	15		ns	
	T <sub>csh</sub>	Chip select hold time (write)	15		ns	
	T <sub>css</sub>	Chip select setup time (read)	60		ns	
	T <sub>scc</sub>	Chip select hold time (read)	60		ns	
	T <sub>chW</sub>	Chip select "H" pulse width	40		ns	
SCL	T <sub>scyw</sub>	Serial clock cycle (Write)	66		ns	
	T <sub>shw</sub>	SCL "H" pulse width (Write)	15		ns	
	T <sub>slw</sub>	SCL "L" pulse width (Write)	15		ns	
	T <sub>scyr</sub>	Serial clock cycle (Read)	150		ns	
	T <sub>shr</sub>	SCL "H" pulse width (Read)	60		ns	
SDA (DIN)	T <sub>sdw</sub>	Data setup time	10		ns	
	T <sub>sdh</sub>	Data hold time	10		ns	

Table 4 3-line serial Interface Characteristics

Note : The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	T <sub>css</sub>	Chip select setup time (write)	15		ns	
	T <sub>csh</sub>	Chip select hold time (write)	15		ns	
	T <sub>css</sub>	Chip select setup time (read)	60		ns	
	T <sub>scc</sub>	Chip select hold time (read)	65		ns	
	T <sub>chW</sub>	Chip select "H" pulse width	40		ns	
SCL	T <sub>scyw</sub>	Serial clock cycle (Write)	66		ns	-write command & data ram
	T <sub>shw</sub>	SCL "H" pulse width (Write)	15		ns	
	T <sub>slw</sub>	SCL "L" pulse width (Write)	15		ns	
	T <sub>scyr</sub>	Serial clock cycle (Read)	150		ns	-read command & data ram
	T <sub>shr</sub>	SCL "H" pulse width (Read)	60		ns	
D/CX	T <sub>dcs</sub>	D/CX setup time	10		ns	
	T <sub>doh</sub>	D/CX hold time	10		ns	
SDA (DIN)	T <sub>sdw</sub>	Data setup time	10		ns	
	T <sub>sdh</sub>	Data hold time	10		ns	




Figure 11 3-line serial interface write protocol (write to register with control bit in transmission)




Figure 12 4-line serial interface write protocol (write to register with control bit in transmission)




Figure 3 RGB Interface Timing Characteristics

VDDI=1.8, VDD=2.8, AGND=DGND=0V, Ta=25 °C


Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	$T_{SYNCS}$	VSYSNC, HSYNC Setup Time	5	-	ns	
ENABLE	$T_{ENS}$	Enable Setup Time	5	-	ns	
	$T_{ENH}$	Enable Hold Time	5	-	ns	
DOTCLK	PWDH	DOTCLK High-level Pulse Width	15	-	ns	
	PWDL	DOTCLK Low-level Pulse Width	15	-	ns	
	$T_{CYCD}$	DOTCLK Cycle Time	33	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	15	ns	
DB	$T_{PDS}$	PD Data Setup Time	5	-	ns	
	$T_{PDH}$	PD Data Hold Time	5	-	ns	

Please refer to the following table for the setting limitation of RGB interface signals.

Parameter	Symbol	Min.	Typ.	Max.	Unit
Horizontal Sync. Width	hpw	2	-	255	Clock
Horizontal Sync. Back Porch	hbp	2	--	255	Clock
Horizontal Sync. Front Porch	hfp	2	--	-	Clock
Vertical Sync. Width	vs	2	--	254	Line
Vertical Sync. Back Porch	vbp	2	--	254	Line
Vertical Sync. Front Porch	vfp	2	--	--	Line

1. Typical value are related to the setting frame rate is 60Hz..

## High Speed Mode




### DSI clock channel timing


$VDDI=1.8, VDD=2.8, AGND=DGND=0V, T_a=25\text{ }^{\circ}\text{C}$

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-CLK+/-	$2xUI_{INSTA}$	Double UI instantaneous	4	25	ns	
DSI-CLK+/-	$UI_{INSTA}$ $UI_{INSTB}$	UI instantaneous halves	2	12.5	ns	$UI = UI_{INSTA} = UI_{INSTB}$
DSI-Dn+/-	$t_{DS}$	Data to clock setup time	0.15	-	UI	
DSI-Dn+/-	$t_{DH}$	Data to clock hold time	0.15	-	UI	

## Low Power Mode





Bus Turnaround (BTA) from display module to MPU Timing



Bus Turnaround (BTA) from MPU to display module Timing


Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-D0+/-	TLPXM	Length of LP-00,LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Input
DSI-D0+/-	TLPXD	Length of LP-00,LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Output
DSI-D0+/-	TTA-SURED	Time-out before the MPU start driving	$T_{LPXD}$	$2 \times T_{LPXD}$	ns	Output
DSI-D0+/-	TTA-GETD	Time to drive LP-00 by display module	$5 \times T_{LPXD}$		ns	Input
DSI-D0+/-	TTA-GOD	Time to drive LP-00 after turnaround request-MPU	$4 \times T_{LPXD}$		ns	Output

### DSI Bursts Mode



Signal	Symbol	Parameter	MIN	MAX	Unit	Description
Low Power Mode to High Speed Mode Timing						
DSI-Dn+/-	TLPX	Length of any low power state period	50	-	ns	Input
DSI-Dn+/-	THS-PREPARE	Time to drive LP-00 to prepare for HS transmission	40+4 UI	85+8 UI	ns	Input
DSI-Dn+/-	THS-TERM-EN	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	35+4 UI	ns	Input
DSI-Dn+/-	THS-PREPARE + THS-ZERO	THS-PREPARE + time to drive HS-0 before the sync sequence	140+ 10UI	-	ns	Input
High Speed Mode to Low Power Mode Timing						
DSI-Dn+/-	THS-SKIP	Time-out at display module to ignore transition period of EoT	40	55+4 UI	ns	Input
DSI-Dn+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-Dn+/-	THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4 UI	-	ns	Input
High Speed Mode to/from Low Power Mode Timing						
DSI-CLK+/-	TCLK-POS	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+5 2UI	-	ns	Input
DSI-CLK+/-	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns	Input
DSI-CLK+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-CLK+/-	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	95	ns	Input
DSI-CLK+/-	TCLK-TERM-EN	Time-out at clock lan display module to enable HS transmission	--	38	ns	Input
DSI-CLK+/-	TCLK-PREPARE + TCLK-ZERO	Minimum lead HS-0 drive period before starting clock	300	-	ns	Input
DSI-CLK+/-	TCLK-PRE	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8UI	-	ns	Input
DSI-CLK+/-	TEOT	Time form start of TCLK-TRAIL period to start of LP-11 state	-	105n s+12 UI	ns	Input

## Reset Timing:



VDDI=1.8, VDD=2.8, AGND=DGND=0V,  $T_a=25\text{ }^\circ\text{C}$

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
			120 (Note 1, 6, 7)	ms	


### Notes:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time ( $t_{RT}$ ) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.

- Spike Rejection also applies during a valid reset pulse as shown below:



- When Reset applied during Sleep In Mode.
- When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

## 9. POWER SEQUENCE


VDDI and VDDA can be applied or powered down in any order. During the Power Off sequence, if the LCD is in the Sleep Out mode, VDDA and VDDI must be powered down with minimum 120msec. If the LCD is in the Sleep In mode, VDDA and VDDI can be powered down with minimum 0msec after the RESX is released.

CSX can be applied at any timing or can be permanently grounded. RESX has high priority over CSX.

Notes:

1. There will be no damage to the ST7701S if the power sequences are not met.
2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
3. There will be no abnormal visible effects on the display between the end of Power On Sequence and before receiving the Sleep Out command, and also between receiving the Sleep In command and the Power Off Sequence.
4. If the RESX line is not steadily held by the host during the Power On Sequence as defined in Sections 9.1 and 9.2, then it will be necessary to apply the Hardware Reset (RESX) after the completion of the Host Power On Sequence to ensure correct operations. Otherwise, all the functions are not guaranteed.

The power on/off sequence is illustrated below



The uncontrolled power-off means a situation which removed a battery without the controlled power off sequence. It will neither damage the module or the host interface.

If uncontrolled power-off happened, the display will go blank and there will not any visible effect on the display (blank display) and remains blank until "Power On Sequence" powers it up.



## 10. RELIABILITY TEST CONDITIONS

No.	Test item	Test condition	Inspection after test	
11.1	High temperature storage test	+80°C/240 hours	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects : 1.Current changing value before test and after test is 50% larger; 2. Function defect : Non-display,abnormal-display,missing lines, Short lines,ITO corrosion; 3.Visual defect : Air bubble in the LCD,Seal leak,Glass crack.	
11.2	Low temperature storage test	-30°C/240 hours		
11.3	High temperature operating test	+70°C/120 hours		
11.4	Low temperature operating test	-20°C/120 hours		
11.5	Temperature cycle storage test	-30°C ~ 25°C ~ +80°C/10cycles (30min.) (10min.) (30min.)		
11.6	High temperature high humidity test	+50°C*90% RH/120 hours		
11.7	Vibration test	Frequency : 250 r/min Amplitude : 1 inch Time: 45min		
11.8	Drop test	Drop direction: 1 corner/3 edges/6 sides 10 times		
		Packing weight(kg)		Drop height(cm)
		<11		80±1.6
		11 ≦ G < 21	60±1.2	
		21 ≦ G < 31	50±1.0	
		31 ≦ G < 40	40±0.8	
11.9	ESD test	Air discharge: ±8KV, 10times Contact discharge: ±4KV, 10times		
Remark : 1.The test samples should be applied to only one test item. 2.Sample size for each test item is 3~5pcs. 3.For High temperature high humidity test, Pure water(Resistance>10MΩ) should be used. 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part. 5.B/L evaluation should be excepted from reliability test with humidity and temperature: Some defects such as black spot/blemish can happen by natural chemical reaction with humidity and Fluorescence B/L has. 6.Failure judgment criterion: Basic specification, Electrical characteristic, Mechanical characteristic, Optical characteristic.				

---

## 11.INSPECTION CRITERION

Refer to 《Inspection Criterion for TFT Products》 V2.3, DOCUMENT NO.:GTK (WI) -00-QA-007

## 12. HANDLING PRECAUTIONS

### 12.1 Mounting method

The LCD module consists of two thin glass plates with polarizers which easily be damaged. And since the module is so constructed as to be fixed by utilizing fitting holes in the printed circuit board.

Extreme care should be needed when handling the LCD modules.

### 12.2 Caution of LCD handling and cleaning

When cleaning the display surface, Use soft cloth with solvent [recommended below] and wipe lightly :

- .Isopropyl alcohol
- .Ethyl alcohol

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvent :

- .Water
- .Aromatics

Do not wipe ITO pad area with the dry or hard materials that will damage the ITO patterns

Do not use the following solvent on the pad or prevent it from being contaminated :

- .Soldering flux
- .Chlorine (Cl) , Sulfur (S)

If goods were sent without being silicon coated on the pad, ITO patterns could be damaged due to the corrosion as time goes on.

If ITO corrosion happens by miss-handling or using some materials such as Chlorine (Cl), Sulfur (S) from customer, Responsibility is on customer.

### 12.3 Caution against static charge

The LCD module uses C-MOS LSI drivers, so we recommend that you :

Connect any unused input terminal to Vdd or Vss, do not input any signals before power is turned on, and ground your body, work/assembly areas, assembly equipment to protect against static electricity.

### 12.4 Packing

Module employs LCD elements and must be treated as such.

- .Avoid intense shock and falls from a height.
- .To prevent modules from degradation, do not operate or store them exposed directly to sunshine or high temperature/humidity.

### 12.5 Caution for operation

- .It is an indispensable condition to drive LCD's within the specified voltage limit since the higher voltage than the limit causes the shorter LCD life.
- .An electrochemical reaction due to direct current causes LCD's undesirable deterioration, so that the use of direct current drive should be avoided.
- .Response time will be extremely delayed at lower temperature than the operating temperature range and on the other hand at higher temperature LCD's show dark color in them. However those phenomena do not mean malfunction or out of order with LCD's, which will come back in the specified operation temperature.
- .If the display area is pushed hard during operation, some font will be abnormally displayed but it resumes normal condition after turning off once.
- .A slight dew depositing on terminals is a cause for electro-chemical reaction resulting in terminal open circuit.
- .Usage under the maximum operating temperature, 50%Rh or less is required.
- .When fixed patterns are displayed for a long time, remnant image is likely to occur.

### 12.6 Storage

In the case of storing for a long period of time for instance, for years for the purpose of replacement use, the following ways are recommended.

- .Storing in an ambient temperature 10°C to 30°C, and in a relative humidity of 45% to 75%. Don't expose to sunlight or fluorescent light.
  - .Storing in a polyethylene bag with the opening sealed so as not to enter fresh air outside in it. And with no desiccant.
  - .Placing in a dark place where neither exposure to direct sunlight nor light's keeping the storage temperature range.
-

- 
- .Storing with no touch on polarizer surface by the anything else.

It is recommended to store them as they have been contained in the inner container at the time of delivery from us.

## 12.7 Safety

- .It is recommendable to crash damaged or unnecessary LCD's into pieces and wash off liquid crystal by either of solvents such as acetone and ethanol, which should be burned up later.
- .When any liquid leaked out of a damaged glass cell comes in contact with your hands, please wash it off well with soap and water.

## 13. PRECAUTION FOR USE

**13.1** A limit sample should be provided by the both parties on an occasion when the both parties agreed its necessity. Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.

**13.2** On the following occasions, the handing of problem should be decided through discussion and agreement between responsible of the both parties.

- .When a question is arisen in this specification.
- .When a new problem is arisen which is not specified in this specifications.
- .When an inspection specifications change or operating condition change in customer is reported to GTK, and some problem is arisen in this specification due to the change.
- .When a new problem is arisen at the customer's operating set for sample evaluation in the customer site.

## 14. PACKING SPECIFICATION

Please consult our technical department for detail information.

## 15. INITIALIZATION CODE

```
HW_Reset();  
Delay(120);
```

```
WriteComm (0xFF);  
WriteData (0x77);  
WriteData (0x01);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x13);  
WriteComm (0xEF);  
WriteData (0x08);  
WriteComm (0xFF);  
WriteData (0x77);  
WriteData (0x01);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x10);  
WriteComm (0xC0);  
WriteData (0x77);  
WriteData (0x00);  
WriteComm (0xC1);  
WriteData (0x0C);  
WriteData (0x0C);  
WriteComm (0xC2);  
WriteData (0x27);  
WriteData (0x0A);  
WriteComm (0xCC);  
WriteData (0x10);  
WriteComm (0xB0);  
WriteData (0x00);  
WriteData (0x0C);  
WriteData (0x19);  
WriteData (0x0B);  
WriteData (0x0F);  
WriteData (0x06);  
WriteData (0x05);
```

---

WriteData (0x08);  
WriteData (0x08);  
WriteData (0x1F);  
WriteData (0x04);  
WriteData (0x11);  
WriteData (0x0F);  
WriteData (0x26);  
WriteData (0x2F);  
WriteData (0x1D);  
WriteComm (0xB1);  
WriteData (0x00);  
WriteData (0x17);  
WriteData (0x19);  
WriteData (0x0F);  
WriteData (0x12);  
WriteData (0x05);  
WriteData (0x05);  
WriteData (0x08);  
WriteData (0x07);  
WriteData (0x1F);  
WriteData (0x03);  
WriteData (0x10);  
WriteData (0x10);  
WriteData (0x27);  
WriteData (0x2F);  
WriteData (0x1D);  
WriteComm (0xFF);  
WriteData (0x77);  
WriteData (0x01);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x11);  
WriteComm (0xB0);  
WriteData (0x25);  
WriteComm (0xB1);  
WriteData (0x76);  
WriteComm (0xB2);  
WriteData (0x81);  
WriteComm (0xB3);  
WriteData (0x80);  
WriteComm (0xB5);  
WriteData (0x4E);  
WriteComm (0xB7);  
WriteData (0x85);  
WriteComm (0xB8);  
WriteData (0x20);  
WriteComm (0xC1);  
WriteData (0x78);  
WriteComm (0xC2);  
WriteData (0x78);  
WriteComm (0xD0);  
WriteData (0x88);  
WriteComm (0xE0);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x02);  
WriteComm (0xE1);  
WriteData (0x02);  
WriteData (0x8C);  
WriteData (0x04);

---

---

WriteData (0x8C);  
WriteData (0x01);  
WriteData (0x8C);  
WriteData (0x03);  
WriteData (0x8C);  
WriteData (0x00);  
WriteData (0x44);  
WriteData (0x44);  
WriteComm (0xE2);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteComm (0xE3);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x33);  
WriteData (0x33);  
WriteComm (0xE4);  
WriteData (0x44);  
WriteData (0x44);  
WriteComm (0xE5);  
WriteData (0x09);  
WriteData (0xD2);  
WriteData (0x35);  
WriteData (0x8C);  
WriteData (0x0B);  
WriteData (0xD4);  
WriteData (0x35);  
WriteData (0x8C);  
WriteData (0x05);  
WriteData (0xCE);  
WriteData (0x35);  
WriteData (0x8C);  
WriteData (0x07);  
WriteData (0xD0);  
WriteData (0x35);  
WriteData (0x8C);  
WriteComm (0xE6);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x33);  
WriteData (0x33);  
WriteComm (0xE7);  
WriteData (0x44);  
WriteData (0x44);  
WriteComm (0xE8);  
WriteData (0x08);  
WriteData (0xD1);  
WriteData (0x35);  
WriteData (0x8C);  
WriteData (0x0A);

---

---

WriteData (0xD3);  
WriteData (0x35);  
WriteData (0x8C);  
WriteData (0x04);  
WriteData (0xCD);  
WriteData (0x35);  
WriteData (0x8C);  
WriteData (0x06);  
WriteData (0xCF);  
WriteData (0x35);  
WriteData (0x8C);  
WriteComm (0xEB);  
WriteData (0x00);  
WriteData (0x01);  
WriteData (0xE4);  
WriteData (0xE4);  
WriteData (0x44);  
WriteData (0x00);  
WriteComm (0xED);  
WriteData (0x77);  
WriteData (0x66);  
WriteData (0x55);  
WriteData (0x44);  
WriteData (0xCA);  
WriteData (0xF1);  
WriteData (0x03);  
WriteData (0xBF);  
WriteData (0xFB);  
WriteData (0x30);  
WriteData (0x1F);  
WriteData (0xAC);  
WriteData (0x44);  
WriteData (0x55);  
WriteData (0x66);  
WriteData (0x77);  
WriteComm (0xEF);  
WriteData (0x10);  
WriteData (0x0D);  
WriteData (0x04);  
WriteData (0x08);  
WriteData (0x3F);  
WriteData (0x1F);  
WriteComm (0xFF);  
WriteData (0x77);  
WriteData (0x01);  
WriteData (0x00);  
WriteData (0x00);  
WriteData (0x00);  
WriteComm (0x11);  
Delay\_ms(120);  
WriteComm (0x29);  
WriteComm (0x36);  
WriteData (0x00);

## 16. HSF COMPLIANCE

• This products complies with ROHS 2011/65/EU and 2015/863/EU、REACH 1907/2006/EC requirements, and the packaging complies with 94-62-EC.